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A multiple phase modulated carrier tracking loop for
use in a frequency shift keying system is disclosed in
which carrier tracking efficiency is improved by mak-
ing use of the decision signals made on the data phase
transmitted in each T-second interval. The decision
signal is used to produce a pair of decision-feedback
quadrature signals for enhancing the loop's perform-
ance in developing a loop phase error signal.
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DECISION FEEDBACK LOOP FOR TRACKING A
POLYPHASE MODULATED CARRIER
ORIGIN OF THE INVENTION
The invention described herein was made in the per-
formance of work under a NASA contract and is sub-
ject to the provisions of Section 305 of the National
Aeronautics and Space Act of 1958, Public Law
85-568 (72 Stat. 435; 42 USC 2457).
BACKGROUND OF THE INVENTION
This invention relates to phase-shift-keying (PSK)
15
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communications, and more particularly to increasing
carrier tracking efficiency and data detection perform-
ance when using PSK with more than two phases, i.e.,
multiple phase-shift-keying (MPSK).
When the data to be transmitted is binary, the data
symbols can either be biphase modulated on a subcar-
rier, which in turn phase modulates the carrier, or di-
rectly biphase modulated on the carrier. In the former
case, a discrete carrier component exits in the signal
spectrum, hence the term discrete carrier transmission.
In the latter case, there is no spectral component at the
carrier frequency hence the term suppressed-carrier
transmission. Also, in the discrete carrier case, the sub-
carrier would be completely suppressed, hence the
term suppressed-subcarrier transmission applies in ad-
dition. Since N-phase modulation is a generalization of
biphase modulation to more than two phases, N-aray
data can be transmitted by either N-phase modulating
a subcarrier which in turn phase modulates the carrier
or N-phase modulating the carrier directly. Since the
N-phase tracking loop in this invention can be used ei-
ther as a subcarrier-tracking loop in the former case or
as a carrier-tracking loop in the latter case, we shall not
make the distinction in what follows and proceed to use
the term "carrier" to cover both cases.
The idea of feeding back the decisions on detected
binary data symbols to improve carrier tracking effi-
ciency relative to that of other types of suppressed-
carrier tracking loops has been described in U.S. Pat.
No. 3,710,261, for a system for tracking a biphase
modulated carrier and titled DATA-AIDED CARRIER
TRACKING LOOPS. Briefly, for the suppressed-
carrier case a multiplier cross-correlates the biphase
modulated carrier signal with the loop reference signal
supplied by the voltage-controlled oscillator (VCO).
This signal is then put into a matched filter and decision
device to provide an estimate of the input data symbol
sequence. A 90° phase shifter couples the loop refer-
ence signal to a multiplier to produce a quadrature sig-
nal which is then delayed by an element, the delay time
of which is equal to the reciprocal of the data rate of
the received signal. The delayed signal is multiplied in
a multiplier by the estimate d(t) of the transmitted data
symbol sequence. The output of the multiplier is fil-
tered by a loop filter to produce the control signal for
the VCO.
The novelty of the prior application lies in the con-
cept of bootstrapping the suppressed carrier-tracking
loop with the data detector's decisions which are in
turn made in the presence of the noisy carrier reference
supplied by the suppressed carrier-tracking loop itself.
When polyphase modulation of an order greater than
biphase modulation is employed, i.e., when N-aray PSK
modulation is employed with N greater than 2, an N-
phase decision-feedback carrier tracking loop is re-
quired in order to practice the concept of the prior ap-
plication. It has been discovered that although addi-
5 tional elements are required, the additional complexity
is independent of N, the number of signal phases trans-
mitted.
SUMMARY OF THE INVENTION
10 A tracking loop for reconstructing a carrier reference
signal from an N-phase modulated carrier, x(t), where
N is a power of 2 greater than I, is comprised of: a volt-
age controlled oscillator for generating the reference
signal, ru(t)= V2"K,cos<£(0; a 90° phase-shift network
for providing a quadrature phase reference signal,
n(t)=— V2"K,sin4>(0; two multipliers for producing
the product signals eu(t) = x(t)ru(t) and et(t)=x(t)ri(t);
phase estimating means responsive to those product
signals for producing a signal, OK, that is proportional to
an estimate of the transmitted symbol phase; means re-
sponsive to the phase estimate signal, <?*, for generating
signals equal to cosO* and sin0t; means for delaying the
signals €„(/) and e/ (t), a period equal to the signal
transfer delay through the phase estimating means and
25 the function generating means; means for multiplying
the delayed signals eu(t) and e;(0 by the respective sig-
nals cosflfr and sin0* to obtain upper and lower feed-
back loop signals zu(O and z / ( f ) ; summing means for
adding the upper and lower feedback loop signals into
a single phase error signal e(t), and a low-pass filter for
coupling that phase error signal to the voltage con-
trolled oscillator (VCO).
The novel features that are considered characteristic
of this invention are set forth with particularity in the
35
 appended claims. The invention will best be under-
stood from the following description when read in con-
nection with the accompanying drawings.
40
45
50
60
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram of the present inven-
tion.
FIG. 2 is a schematic diagram of a quadriphase mod-
ulator useful in understanding the nature of a quadri-
phase modulated carrier to be tracked by the invention
shown in FIG. 1.
FIG. 3 illustrates how two quadriphase modulators
may be combined to mechanize an octaphase modula-
tor.
FIG. 4 illustrates the mechanization of a phase esti-
mator in a receiver employing the invention of FIG. 1.
FIG. 5 illustrates an exemplary logic network for im-
plementing the function tan"1 VCIV,.
FIG. 6 illustrates an exemplary logic network for im-
plementing the output section of the phase estimator in
FIG. 4.
DESCRIPTION OF THE PREFERRED
EMBODIMENT
The reconstruction of a carrier reference from a pol-
yphase modulated carrier can be accomplished with a
loop which employs the phase-lock principle and
makes use of descision feedback. This will not only in-
crease carrier-tracking efficiency, but also permit im-
proved data detection performance.
Referring to FIG. 1, a phase-locked loop is shown
comprised of a multiplier 10, such as a double balanced
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diode mixer, a low-pass (time invariant) filter 11, and If one assumes that the channel adds white Gaussian
a voltage controlled oscillator (VCO) 12. To these noise «(/) of single-sided spectral density N(,
basic elements of a phase-locked loop, additional ele- watts/Hertz and a possible phase and Doppler shift to
ments are added as shown, namely, a delay element 13
 the signal j ( f ) i then the recejved signal can be charac-
and multiplier 14 in an upper loop; a multiplier 15, 5 terized by
delay element 16, and multiplier 17 in a lower loop; a
summing network 18 to combine the signals z,,(0 and y(t) = s [i,8(t)] + n(t)
ono f , o , sina 90° phase shift network 19 for quadnture multiplica-
tion of the input signal -t(r); and a phase estimator 20 10
 A O>
followed by cosine and sine function generators 21 and where B(t) = 00+£l0t; 60 is a uniformly distributed ran-
22 coupling the output, <?),, of the phase estimator to the dom phase and fla is the shift in the input frequency
multipliers 14 and 17. from its nominal value of (a0. Under these assumptions
The multipliers 10 and 15 are needed to provide the it can be shown that if the transmitted signals are equi-
inputs £„( / ) and e,(/) to the phase estimator 20 for the 15 probable, then the optimum receiver (assuming perfect
data detection portion of an optimum receiver. See synchronization) is mechanized by N/2 multipliers fol-
Chapter 5 of Principles of Coherent Communication,
 )owed by integrate-and-dump circuits and decision
McGraw-Hill, Inc. (1966) by Dr. Andrew J. Viterbi (in iogic
particular FIG. 5.2 which applies for N=2 only). Con- ,f the polyphase moduiation scheme discussed with
sequently they may be regarded as the input stage of 20
 refer£nce w nos 2 and 3 js tQ be successful, ,ied
the data detect.on section of an optimum correlation
 an ff . and ac , ^
receiver of polyphase signals. The additional elements, • , . . • • .• ,
 r • ,
namely the cosine and sine function generators, the "iver for establishing coherent reference signals.
delay elements, and the cosine and sine multipliers, Moreover, the receiver must be capable of tracking the
represent a minimum of additional complexity for im- 25 carrler Phase Wlthout concern for whlch of the data si8"
plementing this improved tracking loop. Also, this ad- nals ls Phase modulating the earner. The N-phase deci-
ditional complexity is independent of N, the number of sion feedback loop of FIG. 1 satisfies this requirement.
signal phases transmitted, although for convenience N
is restricted to some power of 2 greater than one. Operation of the N-phase decision feedback loop will
A discussion of the N-phase decision feedback loop 30 now be described. It assumes that inphase and quadri-
of FIG. 1 requires some understanding of the transmit- ture demodulated carrier signals, along with the symbol
ter and receiver characteristics. FIGS. 2 and 3 illustrate synchronization signal, are applied to the phase estima-
the mechanization of quadriphase and octaphase mod- tor 20 mechanized to provide a phase estimate Ok in the
ulators. During a transmission interval of T seconds the same manner as for a conventional correlation re-
transmitted signal is assumed to be characterized by the 35
 cejver. The sample period T is thus controlled by the
polyphase signal SYMBOL SYNC signal derived from the carrier input.
^
 t + (2^+1 )ir/N) Consequently, in each T-second interval, a decision Bk
on the transmitted phase symbol Ok={2k+\ )ir/ N is used
' • • • ' to produce the decision-feedback signals.
< 1 ) It is evident that the transfer function factor exp(pT)
where o>0 is the carrier radian frequency. For almost all with (F=jo>of the upper and lower loops affects loop sta-
applications N is a power of 2 and will be so assumed bility and reduces the signal acquisition or pull-in
hereinafter. For M=4 the above signaling format repre- range. However, this invention does not pertain to the
sents quadriphase-shift-keying while for AM8 it corre- ^
 theory of these problems. Consequently, a simplifying
sponds to octaphase-shift-keying. In the quadriphase
 assumptjon is made in order to neglect the transfer
case, the transmitted signal in ( 1 ) assumes the form
 functjon jn regard to predicting steady-state perform-
s(t) = vSld^t) sin ca0t + d2(t) cos<a0t], ance, namely that W,r«l, which is the usual case of
interest, where WL is the two-sided linear loop band-
where «/,(,) and d,(t) are ±1 digital waveforms whose 5° width' Under these assumptions, the dynamic error at
transitions may occur at intervals of T-seconds. the lnPut of the lo°P Fllter becomes
For quadriphase signaling, the above Equation (2)
 e(/) = KiKm {v§ cos (^=^fc) sjn </,(,)
suggests the modulator depicted in FIG. 2. Briefly, a _
90° phase shift network 23 couples the carrier input to
 55
 +
 VS sin (6k-Qk) cos<t>(t)
a multiplier 24 which receives the modulating data + cosekNu[f,<fr(f)] + sin8kN,[t,<i>(t)]}
d t(t). A multiplier 25 receives the carrier input directly
and the modulating data d,(t). The two modulated sig- (4)
nals are then combined in a summing circuit 26. Setting where N.['.««')] ar>d N, [r.«M/)] are uncorrelated
A^=8 for octaphase modulation, it is easy to show that
 6Q
 noise
 processes that are modelled as
the circuit in FIG. 3 generates an octaphase signal. Nu(t,<t>(t)] = Nc(t) cos^(r) = N,(t) sin*(r)Here a 45° phaseshift 27 is employed with two quadn- >vv ^ ' *' vv
phase modulators 28 and 29 connected to a summing Ni[t,<t>(f)] = Nc(t) + N,(t) cos<£(0
circuit 30. Each quadriphase modulator is identical to
 (5)
the modulator of. FIG. 2. In this figure d3(t) and d4(t) 6J The Qutput Qf the loop filter jn {he tracking mode can
also correspond to data sequences of ±1 . The general-
 be e essed in terms of the circular moments of Ok-e
ization of the transmitter modulator to a number of
 vjz
phases A' greater than 8 is straightforward.
3,806,815
2(0 = KlKmF(p)_J^Scos(ek-ek) sin«0 cos ((?*-«,) = 1 - 2l'K(d>)
" cos</>(0
0 ]}• + £ Pj(4>)[l+cos (2/7T//V)]
(6) 5 j= -A ' /2 -H
This discrete random variable 0*— <5* ranges over the
set of allowable values 2j ir/yvj=0,±N/2-l, N/2 with
probabilities Substituting Equation ( 1 1 ) into Equation (6) and re-
calling that
= 6(t) -
( 1 2 )
_ _1^ f " I" . /— the stochastic integro-differential equation of opera-
~ ~ J [exp <~ (u ~~ VR* cos *> >
 ( tion for the N-phase decision-feedback loop of FIG. 1
o becomes (omitting the dependence on t)
utan[ (2 j+ l ) i r /A ' ]
20 _ wz
+ v3 ^ /»j(0) sin [1 + cos (2/7T/JV)]
where we have assumed that the loop phase error <f>(t)
is essentially constant over several signalling intervals. Kit
Equation (7) can be derived from the law of total prob- + VS~ £ P}((f>) cos <£ [sin (2/V/W)]
ability. 25 j = - « 2 + i
v/2 + cos6VVu(f , 4.) + sin .MT, (t, <£)} (13)
2 Pj(*) = l. (8)
j = - w / z + i where K=K,KraK,,. Recognizing from Equation (7) that30
 PJ(<£) = P-j(—<t>), the second and third terms of Equa-
Thus from Equations ( 7 ) and ( 8 ), the circular moments tion ( 1 3 ) are odd functions of <£ and as such contribute
of Ok-6k can be expressed as to the overall tracking error characteristic.
From the foregoing it may be seen that the circuit of
FIG. 1 receives an N-phase modulated carrier, x(t),
^
 v. and generates phase error signals
sin (Ok -0 k )= ^ Pj (<t>) sin (2/77//V) £u (|) = x(l) ^
j= -,V/2 + 1
e, (0 = *(0 r,(t)
A'/2 ^- "'
= V ^(0) sin (2J1TJN)
 40 where /•„(«) is the reference signal V2 X,cos4>(f) at thej = -N/2 + i output of the oscillator 12, and r,(t) is the quadrature
reference signal — V2~ kiS\n<j>(t). These quadrature
- ; - ^— A ^? phase error signals €„ and e, are processed in the phase
cos (61* - fl*) = 2 Pj (4>) cos (2jirlN)=P0(4>) estimator 20 to produce a phase estimate signal, 6k,j= -«z + i
 45 tnat js a (jecisjon on the transmitted phase symbol
,v/2 0k=(2k+l )TT/N. That signal is processed by cosine and
+ 2) Pj(4>) cos (Zjir/N) sine function generators 21, 22 to produce a pair of
j= -x/2 + i quadrature decision-feedback signals. The phase error
(9) signal €„ and e, are multiplied by these quadrature deci-
50 sion-feedback signals to generate upper and lower sig-
nals zu(0 and z/(0- The delay elements 13 and 16 are
where the prime on the summation denotes omission of adjusted to be equal to the signal transfer delay through
the/=0 term and />„(<£) is the conditional probability the Phase estimator and function generators. The sig-
that the decision on Ok is correct given the phase error nals *u(0 and z,( t) are then added to produce a single
<t> Thus letting 55 signal «(/) which is filtered to provide an oscillator con-
trol signal z(t).
Although the phase estimator is conventional, and
A ' . _ ^ _ . . .
 A. not per se the invention, a. more complete description
/M0) - 1 - f«W - 2, rjW (W>
 Of the phase estimator for an N-phase modulated car-
J=-" / 2 + 1
 60 rier will now be set forth with reference to FIGS. 4, 5
and 6 in order to more fully understand how the feed-
Equation (9 ) may be expressed in the equivalent form back signal is data-aided.
A phase estimator for an optimum correlation re-
ceiver is shown in FIG. 4 and described by Eugene A.
\/2 65 Trabka in a Memorandum No. 5A titled "Embodi-
sin (6V- — 6k) = ^ ^i (^) s'n (2j7r/yV) ments of the Maximum Likelihood Receiver For De-
j = -«2 + i tection of Coherent Pulsed Phase Shift Keyed Signals
3,806,815
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in the Presence of Additive White Gaussian Noise," register 41 and thereby continually presents the differ-
published in ASTIA Document No. AD No. 256584, ences |fl,—r/|. \8 f~ i ) \ . . . . and |0y—rj|. Since only the
Investigation of Digital Data Communications Systems, absolute values of the differences are required, the
Report No. UA-1420-S-1 under Contract No. AF 30 signs of the differences are ignored. In the last section
(602) - 2210 dated Jan. 3, 1961. It requires only two 5 43 of the phase estimator, all of the differences are
multipliers 31 and 32, and two integrate-and-dump cir- compared with each other to select the phase estimate
cuits 33 and 34. 0k as equal to Om, where 0m corresponds to the phase 6,
If symbol synchronization is to be derived from the which yields the minimum difference |0(—»j|. Compari-
received signal, symbol synchronization equipment son of differences can be done using digital logic, and
must also be incorporated into the receiver. Such a re- 10 once the minimum is found, the output of the logic net-
ceiver mechanization is conventional and is indicated work is used to gate out the stored phase 6t in digital
by a SYMBOL SYNC signal into the circuits 33 and 34. form as the phase estimate $k. Once gated out, that
As suggested hereinbefore, the demodulating functions value may be converted to digital form,
of the multipliers 31 and 32 may be carried out by the FIG. 6 illustrates an exemplary logic network for im-
multipliers 10 and IS of the carrier tracking loop, i.e., 15 plementing the last section 43 using digital techniques,
the signals ru(t) and n(t) in an optimum correlation re- After an appropriate delay time following a SYMBOL
ceiver for a polyphase modulated carrier are the same SYNC pulse, the timing signal T3 (FIG. 5) presets a
signals ru(t) and r t(t) employed in the carrier tracking timing counter 50 to one to produce a timing pulse P,,
loop. and sets a flip-flop 51. The pulse P, enables a bank of
At the end of each symbol period T, the outputs V, 20 AND gates 52. The next pulse from a clock pulse gen-
and Vc of the integrators 33 and 34 are entered into a erator (not shown), which generates all clock pulses,
function generator 35 to generate an output signal TJ CP, used for operating digital networks of the receiver,
equal to the arctangent of the ratio VC:V,. At the same causes the first difference \6t—17! transmitted by en-
time, the integrators 33 and 34 are dumped (reset) to abled gates 52 to be entered in parallel into a minuend
start a new integration period. The integration may, in 25 (M) register 54. The set flip-flop 51 enables an AND
practice, be accomplished by digital accumulators if gate 55 to transmit that same clock pulse to advance
analog-to-digital converters are included between the the counter 50 and thereby produce a timing pulse P2
multipliers and the integrators. to enable a bank of AND gates 56. The next clock pulse
The function generator 35 may also be implemented causes the second difference I02—rjl transmitted by en-
with digital techniques, particularly if the accumulators 30 abled gates 56 to be entered in parallel into a subtra-
are digital; if not, the signals V, and Vc can be easily hend (S) register 57. Now for the first time a sub-
sampled and converted to digital form at the inputs to trader 58 may produce a positive sign if the subtrahend
the function generator 35. The arctangent of VC/V, was smaller than the minuend. If so, it enables a bank
may then be formed directly in digital form, such as by of AND gates 59 to transmit the subtrahend to the M
addressing fixed-store tables of values using Vc to ad- ^ register where it is entered by the next clock pulse
dress a selected table, and V, to enter the selected table while the next difference \63—17! is entered into the S
and gate out the value 17. Alternatively, only one table register via a bank of AND gates 60 during the timing
need, be stored if the ratio Vc: V, is first formed. Since pulses P3. If not, the contents of the M register remain
that is more easily done using analog techniques, it undisturbed while the difference \83—»j| is being en-
would be preferable to implement the integrators using 40 tered into the S register.
analog techniques. Then the input stage to the function The process continues until the timing pulse PN
generator 35 may be an analog dividing circuit 36 enables a bank of AND gates 65 to transmit the last dif-
shown in FIG. 5. The analog output of that circuit can ference \0f/-^n\ 68 each time transferring the subtra-
be then sampled by a conventional sample-and-hold hend to the M register in response to a positive sign
circuit 37 and converted to digital form by a following from the subtracter if the subtrahend is smaller. The re-
analog-to-digital converter 38. The ratio VC:V, in digi- suit is that the last difference 10,—rjl transferred to the
tal form can then be used to address a single table 39 M register is smallest. The Ot of that difference is then
of values for the desired arctangent. The table may to be selected as the estimate 0*.
consist of a diode matrix, as shown, addressed by the In order to known which i corresponds to the differ-
analog-to-digital converter 38 through a decoder 40 ence |0(—»j| in the M register at the end of the compari-
which energizes one line for each quantized value of son process, a counter 70 is incremented by clock
the ratio Vc: V,. Diodes at predetermined locations in pulses transmitted through the AND gate 55. Note that
the matrix then permit the decoder to energize only se- these clock pulses occur at the end of each of the tim-
lected output terminals connected to a register 41. A ing periods P! through P.V-U. Consequently, each time
timing counter 42 initiates a sequence of timing signals a subtrahend is transferred to the M register because
T,, T2 and T3 in response to a SYMBOL SYNC signal the sign from the subtracter is positive, the count in the
to program the operations, the last of which is to enter counter 70 is equal to the subscript / of the subtrahend
the output of the table 39 into the register 41 after the . Iflr""?! being transferred. For example, if 10]—rjl >
analog-to-digital conversion has been completed.
 6Q I Of-T\\, the subtrahend is transferred. The counter 70
The next section 42 of the phase estimator shown in was incremented to 2 during timing pulse P2 while
FIG. 4 subtracts the value of •») entered into the register _.lfl2—rjl was being entered into the S register. The
41 from stored values of phases Ot, 02, . . . 0N, using a transfer of I02^rjl takes place during timing pulse P3
separate direct subtracter for each phase. For example, while I03—rjl is being entered into the S register. The
in a quadriphase modulation system, the four phases 0t 65 positive sign signal (SIGN) which enables the transfer
through 04 are stored in digital form in static registers. of I02—rjl enables a bank of AND gates 71 to transmit
Each subtracter connected to a different phase register the content of the counter 70 to a register 72. There it
continually receives the current digital output of the is entered in response to a clock pulse. If the sign re-
3,806,815
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mains negative thereafter, the counter accurately indi-
cates the subscript 2 of the minimum I02—»jl.
At time PA.+, all the comparisons have been made and
10^-^)1 is transferred to the M register from the S regis-
ter if the sign is negative. If so, the count N from the 5
counter 70 is entered into the register 71. The count
goes to N+\ at that time in the counter 70, but that fact
can be overlooked as no further entry into the register
72 is possible due to the gate 55 being disabled thereaf-
ter. In the event 10!—TJ| is the minimum, no count is 10
ever entered into the register 72. In order that it will ac-
curately store a count of 1 in that case, the T3 timing
signal presets the counter 72 to 1.
The flip-flop 51 is reset via an AND gate 75 by the
last clock pulse transmitted through the gate 55. A flip- 15
flop 76 is set at the same time by the clock pulses trans-
mitted through the gate 75. The set flip-flop 76 will
thereafter be reset by the very next clock pulse via an
AND gate 77. The result is a timing pulse PN+Z used to
enable a decoder 79 to decode the count in the register 20
72 and enable an appropriate bank of AND gates
80i-80jv- to transmit the value of Of in digital form into
a register 81 in response to the clock pulse that resets
the flip-flop 76. That clock pulse also resets the counter
70. A digital-to-analog converter 82 then transmits a 25
new value for the phase estimate 0*. For quadriphase
modulation, the estimate 0* can take only one of four
values 0i, 02, 63 or 64, and for octaphase one of eight
values 0|, 02, . . . 0 „.
The time required to determine the phase estimate 0* 30
is significant, even if N is only 4, and not some power
of 2 greater than 2, but that time is compensated by ex-
tending the delay of elements 13 and 16 sufficiently for
the system to assure that the values of signals «u(0 and
e/ ( f ) on which the phase estimates are based are multi- 35
plied by the sine and cosine functions of that phase esti-
mate. In that regard, it should be noted that since the
phase estimate Ok can take on only one of a predeter-
mined number of values, the sine and cosine function
generators 21 and 22 can be implemented with table 40
look-up techniques using the digital output of the regis-
ter 81. Instead of providing the digital-to-analog con-
version at the output of that register, the conversion
would then be provided at the outputs of the sine and
cosine table look-up logic networks. 45
Although a particular embodiment of the invention
has been described and illustrated, it is recognized that
modifications and variations may readily occur to those
skilled in the art. Consequently, it is intended that the
claims be interpreted to cover such modifications and 50
variations.
What is claimed is:
1. A tracking loop for reconstructing a carrier refer-
ence signal, ru(r), from an N-phase modulated carrier,
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x(t), where N is an integer that is a power of 2 greater
than 1, comprised of
a voltage controlled oscillator for generating said ref-
erence signal, said oscillator having a control input
terminal,
a 90° phase-shift network connected to receive said
reference signal and provide a quadrature phase
reference signal, r t(t),
means responsive to said modulated carrier and said
reference signal for producing an inphase demodu-
lated carrier signal, eu(t), equal to the product x(t)
ru(D,
means responsive to said modulated carrier and said
quadrature phase reference signal for producing a
quadrature demodulated carrier signal, €,('), equal
to the product x(t) r,(t),
means responsive to said inphase and quadrature de-
modulated carrier signals for producing a phase-
estimate signal, &k, proportional to an estimate of
the phase of a transmitted symbol during each sym-
bol period of said N-phase modulated carrier,
cosine and sine function generating means responsive
to said phase-estimate signal, 6k, for generating co-
sine and sine signals equal to the functions cos -0*
and sin 0\, respectively,
first and second means for delaying respective signals
eu(/) and €<(') a period equal to the signal transfer
delay through said phase estimating means and said
cosine function generating means, said period also
being equal to the signal transfer delay through said
phase estimating means and said sine function gen-
erating means,
first and second means responsive to said inphase and
quadrature demodulated carrier signals eu(t) and
e,(t) and to said cosine and sine signals for produc-
ing first and second feedback signals zu(') and z / ( f ) ,
respectively, equal to the products thereof, namely
eu(t) cos Ok and e,(l) sin 6k,
summing means for adding said first and second feed-
back signal into a phase error signal, e(/), and
a low-pass filter coupling said phase error signal e(/)
to said control input terminal of said voltage-
controlled oscillator.
2. A tracking loop as defined in claim 1 wherein said
means for producing said phase-estimate signal in-
cludes as input stages thereof said means for producing
said inphase demodulated carrier signal, f u ( t ) and said
means for producing said quadrature demodulated car-
rier signal €i(t).
3. A tracking loop as defined in claim 2 wherein said
phase-estimate signal during each symbol synchroniza-
tion period is the data phase of said N-phase modulated
carrier.
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